We present a low power on-chip oscillator for system-on-chip designs. The oscillator introduces a resistive frequency locking loop topology where the equivalent resistance of a switched-capacitor is matched to a temperature-compensated resistor. The approach eliminates the traditional comparator from the oscillation loop, which consumes significant power and limits temperature stability in conventional relaxation oscillators. The oscillator is fabricated in 0.18μm CMOS and exhibits 27.4ppm/ºC and <7ppm long-term stability while consuming 99.4nW at 70.4 kHz. Introduction On-chip generation of a clock source has become more important as system-on-chip designs proliferate. More specifically, in sensor nodes with minimal board space (or even no board mounting [1]) for IoT applications, crystal oscillators are difficult to integrate. In these highly duty-cycled applications, power consumption in sleep mode can be dominated by the always-on oscillator. Key design goals for such an oscillator therefore include very low power while maintaining good frequency stability to ensure the synchronization of nodes for radio transmission and to maintain a constant system wakeup period.
Introduction
On-chip generation of a clock source has become more important as system-on-chip designs proliferate. More specifically, in sensor nodes with minimal board space (or even no board mounting [1] ) for IoT applications, crystal oscillators are difficult to integrate. In these highly duty-cycled applications, power consumption in sleep mode can be dominated by the always-on oscillator. Key design goals for such an oscillator therefore include very low power while maintaining good frequency stability to ensure the synchronization of nodes for radio transmission and to maintain a constant system wakeup period.
A conventional relaxation oscillator ( In this structure, clock period is the sum of RC delay, comparator delay (t d,comp ), and buffer delays. While RC delay can be made insensitive to temperature fairly easily, t d,comp and buffer delay variation is known to impact temperature stability. To address this, a feed-forward period control was introduced in [2] to cancel t d,comp variation by measuring t d,comp and removing the effect with boost charging. However, the replica circuits to measure t d,comp nearly double the area and power. A comparator offset cancellation technique was proposed by switching comparator input polarity every half period [3] . However, t d,comp itself remains in the output period and, thus, a significant amount of power is consumed to keep the delay of comparator and buffers under 0.4% of oscillator period. Another design achieves 38.2ppm/ºC with a circuit technique called local supply tracking threshold voltage, but it uses a dedicated implant process for a zero temperature coefficient (TC) poly resistor [4] . Most recently, a constant charge subtraction method was suggested to address t d,comp variation, but the output frequency is limited by a low power amplifier, producing an 11Hz clock [5] .
Resistive Frequency Locking Oscillator This paper proposes a Resistive Frequency Locking on-chip Oscillator (RFLO) that breaks away from the traditional topology by completely removing the comparator from the oscillation loop. As shown in Fig. 2 , a stable output frequency is generated in a PLL-like manner by matching the equivalent resistance of a switched-capacitor (C SW ) to a temperature-compensated resistor (R REF is a MIM capacitor that is inherently temperature insensitive, a highly temperature-stable frequency is generated. The proposed topology has the following key advantages over a traditional relaxation oscillator topology: 1) It removes the traditional comparator from the oscillation loop; this comparator is power-hungry and introduces temperature dependency.
2) The amplifier that provides frequency locking must only track the impact of temperature changes on the VCO; these changes are slow and hence the amplifier can be low-bandwidth and ultra-low power.
3) Any slight deviation in frequency in any particular cycle i will result in a slight difference in the charge flowing into and out of node In this work, a poly resistor without silicide (( ) TC) is serially combined with a diffusion resistor without silicide ((+) TC) to cancel their TCs. For the diffusion resistor, a segmented n-well technique is adopted to address well leakage current, increasing the maximum operating temperature by 30ºC in simulation [5] .
Amplifier offset voltage (V OS ) does not affect temperature stability by itself, however V OS temperature dependency does. To cancel this, two identical auto-zeroed amplifiers can be used every other cycle with a Ping-Pong control scheme (Fig. 3) . As described in Fig. 4 , each amplifier is a 1-stage folded cascode structure operating in subthreshold region providing 85dB gain and wide output range of 0.4V 0.8V while consuming only 3.6nW at room temperature (simulation). Likewise, mismatch between I REF1 and I REF2 over temperature impacts temperature stability. As illustrated in Fig. 3 , I REF1 and I REF2 alternate their connections to the amplifiers, thus effective current at each input is the average of I REF1 and I REF2 , canceling each other. Switches (SW 1,2 ) also have minor impact on temperature stability. If the V IN+ (=V IN-) level changes, switch parasitic capacitance (C PAR ) varies and alters total capacitance at V IN+ . To render this effect negligible, C SW is sized so that C PAR < 0.02% of C SW . SW 1,2 leakages increase from sub-pA at 20ºC to ~2pA at 80ºC (simulation). To nullify this effect, identical dummy switches are added at the V IN-node, as shown in the gray area of Fig. 3 . Fig. 5 shows the rail-to-rail VCO. The delay of the first four stages is exponential with V OUT , relaxing amplifier output voltage range. The next four stages are buffers to restore slew rate, the first of which is a stacked inverter with high V T devices. This stage reduces VCO power (10.3nW, simulation) by 67× by minimizing short circuit current. RFLO does not require the VCO to have a linear voltage-frequency relation, which relaxes the VCO specification.
Measurement Results
The proposed design is fabricated in 0.18μm CMOS (die photo in Fig. 8 ) with total area of 0.26mm 2 . F OUT has temperature stability of 27.4ppm/ºC in 40ºC to 80ºC range, which is the lowest among reported ultra-low power on-chip oscillators (Table 1) . It also exhibits supply voltage sensitivity of 0.5%/V (Fig. 6) , and long-term stability of < 7ppm (Fig. 7) . The design consumes 99.4nW at room temperature, yielding the lowest energy per cycle of 1.41pJ/cycle. All reference voltages and currents are generated on chip with techniques proposed in [6] . Auto-zeroing is not used for measurement results in Figs. 6 and 7, since excellent TC was obtained at reduced power. < 7ppm after 12 sec 1 With 10 point calibration using temperature sensor. 2 Power consumption of temperature sensor is not included. 
